O Delate 🔯 Test 🛂 Image 👹 HTML

<b>∃12 ∑</b>	[B]@[6] [E
•	United States Patent [19] Shannon
licon	[54] SEMICONDUCTOR MEMORY DEVICES WITH AMORPHOUS SILICON ALLOY
	[75] Inventor: John M. Shannon, Whyteleafe, United Kingdom
	[73] Assignee: U.S. Phillips Corporation, New York, N.Y.
peration	[*] Notice: This patent issued on a continued pros- ecution application filed under 37 CFR
he two nt to nore	1.53(d), and is subject to the twenty year patent term provisions of 35 U.S.C. 154(a)(2).
datects	[21] Appl. No.: 08/574,800
he	[22] Filed: Dec. 19, 1995
	[30] Foreign Application Priority Data
nt,	Dec. 22, 1994 [OB] United Kingdom
device ible	[51] Int. Cl.* Holl. 39/04; Holl. 31/036 [52] U.S. Cl. 257/54; 257/53; 257/70, 257/72; 257/55; 257/54; 257/53; 257/70, 257/72; 257/195;
.ied	365/129 [58] Field of Search257/49, 52-54, 257/63, 70, 72, 196, 530; 365/129
on of a	[55] References Cited
rices in	U.S. PATENT DOCUMENTS
through	3.512,063 103.971 Neale   257530   4217,374 & 19980 Ouahniy et al.   42739   4275,068 103190 Ouahniy et al.   42739   4382,062 124.994   58sir et al.   257530   4492,57   24796   4491,07   247639   4491,07   247639   4491,07   247639   4491,07   247639   4491,07   247639   4491,07   247639   24763
in the ssing rent ic at hich	5,210,765 5,1993 Vinne et al

[11] Patent Number: 5,973,335 [45] Date of Patent: \*Oct. 26, 1999

.. 257/2 257/72

FOREIGN PATENT DOCUMENTS

0588402 9/1994 Exropean Pat Off. ...... 011C 17/14 9/200817 1/1990 WIPO . WIPO .

OTHER PUBLICATIONS

\*Metal-Semiconductor Transition in Electroformed Chromium, Amerphous Shinon/Vanadhum Thio-Film Structures", by J. Hajin et al., Philosophical Magazine B., 1994, vol. 69, No. 2, 237-251.


Primary Examiner—William Mintel
Attorney, Agent, or Firm—Steven R. Birco

[57] ABSTRACT

ASTRACT

A semiconductor memory device includes first and second conductive contact layers (12, 15) and an hydrogenated, silicon-cich, amorphous silicon alloy layer (14), particularly an amorphous silicon intride or amorphous silicon carbide siliconed in the amorphous silicon layer which lowers the entirely extending between the contact layers. A defect hand is included in the amorphous silicon layer which lowers the activation energy level for the transport of earniers through the attracture by an amount that is selectable and determined by the defect band. The defect leand is created by a programming process, for exemple, using current stressing or particle homogramments. A memory matrix array device is provided by forming a row and column erray of such memory devices from nomumon deposited layers on a common substrate with crossing sets of row and column conductors separated by a layer of the alloy material defining a memory device at each of their cross-over regions. A phinality of overlying arrays of memory devices may be stacked on the support to provide a 3-D memory structure in a simple meaner.

15 Claims, 5 Drawing Sheets



100